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ABSTRACT 
With the fast growth of computer power and network services, high performance 
peripherals and interfaces are being developed to meet the system needs. High speed 
serial data communication devices are especially important and much effort has been 
spent to increase the bandwidth, reduce the cost, lower the power dissipation and 
improve the level of integration. Driven by these motivations, various commercial 
products with data rates ranging from several hundred Mbps to several Gbps have been 
developed in GaAs or Si bipolar technologies. Potentially less expensive silicon CMOS 
implementation of these functions are presently begin investigated and is the focus of 
this work. 
The serial data link has been dominant in network connections, such as Ethernet, 
FDDI or ATM, and will find even wider application in the future. This work focuses on 
the implementation of some basic building blocks for very high speed serial data 
communication using CMOS technology. At the transmitter end, a novel parallel-to-
serial converter is presented, whose core is a 5 by 4 register matrix which combines the 
selection and shift schemes for conversion. Using this architecture, a pipelined data 
loading is applied to multiple data paths running at sub-multiple of the data rate. This 
significantly reduces the dynamic power dissipation and eases the system design. The 
special clock strategy to drive the converter is investigated in this work. SPICE 
simulations and a chip layout of this method are presented. Various design and layout 
considerations are also discussed. At the receiver end, a clock recovery circuit based on 
a charge pump phase locked loop is proposed. The VCO has an internal feedback loop to 
adjust the duty cycle at different frequency. A simple conventional phase detector with 
a limited output swing is used to achieve the high working frequency. A modified 
symmetrical charge pump circuit improves linearity of the output current versus the 
input UP and DOWN signal. Some characteristics such as impulse capture range and 
xi 
lock range are estimated from the simulations. All the designs assume 0.5 ~m single-
poly triple-metal CMOS technology. 
This work presents an analysis to the system as well as individual parts and 
explores the possibility of CMOS solutions for gigabit data communication. It could be 
used or adopted in future designs in similar applications. 
1 GENERAL INTRODUCTION 
1.1 Introduction 
The growing demand for network services, such as electric mail, voice mail or file 
sharing, have strongly pushed the development of high speed data communication 
interfaces. Among them, the serial data link, due to its simple and efficient hardware 
configuration, has been dominant in various network connections. The transceiver, 
which is the core hardware for serial data link, has experienced a fast growth in recent 
years. Previous works achieving from several hundred Mbps to several Gbps, 
implemented in either GaAs or Si bipolar technology, have been reported.[2H12][13J Thanks 
to the ever shrinking feature size of CMOS technology, full CMOS solutions for high 
speed transceivers have become possible. [3][4][5][6J The benefits are higher level of 
integration, lower cost, lower power dissipation and compatible logic with further 
digital circuits. This work discusses the design of CMOS circuits for the parallel-to-
serial converter and clock recovery used in the transceiver. 
The function of a transceiver is to transmit the parallel data into a serial link and 
regenerate the parallel data from the serial link. A typical block diagram is shown in 
Figure 1.1. 
The transmitted serial data is precisely timed by the on-chip generated clock which 
sets the data rate. At the receiver end, two fundamental functions should be realized: 
recover the clock from the data sequence and then regenerate the data by sampling at 
an optimum time. The major challenge for design is the required high frequency versus 
the limitation of available CMOS technology. 
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Figure 1.1 Topology of transceiver 
1.2 Thesis Organization 
This thesis comprises two parts: (1) a parallel-to-serial converter and (2) a clock 
recovery circuit. Both parts are organized in the following order. First an introduction 
is given, with definition of terms if necessary. Then a brief review introduces some 
previous works and basic theories. Following the review is the analysis and design of 
the individual circuits. At the end of each part is a short conclusion. Finally a summary 
completes the entire thesis and suggests some future works. 
3 
PART I A HIGH PERFORMANCE PARALLEL-TO-SERIAL 
CONVERTER 
4 
2 INTRODUCTION 
The parallel-to-serial converter is an important function block of a transmitter. 
Basically it latches the parallel input words and converts them into a serial data 
sequence, precisely timed by the transmit clock. Roughly the serial data rate equals the 
parallel word rate times the bit width. For most applications, especially the ultra high 
speed data links such as fibre channel and Gigabit Ethernet, a differential data stream 
is preferred since it helps to improve SIN ratio, depress noise caused by switching 
drivers and minimizes crosstalk. [24J 
5 
3 LITERATURE REVIEW 
This chapter first compares some popular schemes for the parallel-to-serial 
conversion. The advantages and drawbacks are discussed individually. As data (D) flip-
flops conventionally serve as basic cells for the converter, some reported work on high 
frequency D flip-flops are also introduced. 
3.1 Schemes for Parallel-to-Serial Conversion 
The most conventional implementation of a parallel-to-serial converter is a chain of 
D flip-flops which perform the conversion.121!211 Figure 3.1 is a simplified diagram. 
IXlO 
••• I 
Figure 3.1 Parallel-to-serial converter ( shift scheme) 
rlJ\n ....... nnn 
CIK-1 ~ U L -.J U U L 
I Tri Edge 
LD : =~~~--------------------~ lF~Pmoo U 
Figure 3.2 Timing relationship ( shift scheme) 
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Parallel level one latches can be added to sample and hold the data for the 
converter. The 2-to-l multiplexers (MUX) control the input source for each D flip-flop, 
which can be either the parallel data from the level one latches or the shifted output 
from the previous stage. The timing relationship between the clocks for parallel loading 
and serial shifting should be precisely controlled. For instance, as illustrated in Figure 
3.2, the shifting edge could be offset at the end of the loading period. 
The shift scheme requires less clock signals, simple logic, which are preferable for 
high speed application. However, some inherently unavoidable drawbacks are: (1) All 
the D flip-flops in the chain work at the full data rate, hence the dynamic power 
dissipation is considerably large according to the many data transitions; (2) The single 
bit clock has to drive all the D flip-flops, in which case the load would be very large and 
brings difficulties for designing the clock driver; (3) The veo generating the bit clock 
has to work at the data rate frequency, which is not easy to achieve at Gigabit level; 
and (4) High speed D flip-flops are absolutely necessary for this kind of configuration, 
which bring challenging to the design. Giving the above considerations, it's not 
preferable to use a pure shift scheme in Gbps application. 
An alternative solution is the selection scheme. In this method, all the D flip-flops 
are put in parallel, with a switch added at each output. A bus connects the outputs of 
the switches together to serialize the data. This configuration can extend to multi-levels 
so that a tree-like data path may be formed. The block diagram is shown in Figure 3.3 
and the timing diagram in Figure 3.4. 
Dl9 DlS Dl7 Dl DO 
Figure 3.3 Parallel-to-serial converter ( selection scheme) 
LDCLKl~ Loading 
PhU-V= Output time slot 
Phi2----. U 
Phi3------, U 
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Figure 3.4 Timing diagram ( select scheme) 
Also level one latches can be added prior to this converter. The multiplexer consists 
of the parallel switches which are controlled by multi-phase clocks. The parallel word 
can be loaded from the level one latches into the parallel D flip-flops, then the multi-
phase clocks will turn on the switches one by one to output the corresponding bit. This 
approach is also called time division multiplexing and finds popular application in high 
speed transceivers. [3][4](6) The loading clock and the selecting clock should be 
synchronized very carefully or the newly loading data could destroy the last output bit. 
An example is the clock signals arranged as in the Figure 3.4. This scheme requires 
more clock signals, more complicated logic, but the payoff is that: (1) The D flip-flops 
will work at the much lower parallel data rate and the constraints for its design can be 
loosened; (2) The veo need not to work at the serial data rate, which also eases its 
design; and (3) Each switch is driven by one clock phase so that the total load is 
distributed equally to the multi-phase clocks. However, a pure selection scheme will 
require many clock phases for a wide word, hence a veo comprising many stages is 
necessary. Also the multi-phase clocks, whose phase number should be equal to the 
word bit width, are not flexible for the variation of bit width. 
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3.2 High speed D flip-flops 
Though the conversion scheme could be different, the most common cell for a 
converter is the D flip-flop. As a very important building cell for digital circuits, the 
design and optimization of high speed D flip-flops has been continuously 
investigated.[l)[18l119[ Among them the dynamic D flip-flops dominate in high frequency 
applications. One popular architecture is the Yuan-Svenssen True-Single-Phase-Clock 
(TSPC) D flip-flop with the following schematic shown in Figure 3.5.[211 
Q 
Figure 3.5 TSPC DFF 
The major advantage of this D flip-flop is that it only needs one clock signal, versus 
conventional D flip-flops which require complementary clocks to drive the master and 
slave stage respectively. Therefore, the TSPC strategy inherently avoids the clock skew 
except for delay problems, hence can work at a higher frequency. However, this type of 
D flip-flop has the drawback of being sensitive to the slope of the clock/lsI in which case 
the output data may be destroyed by a poor triggering clock edge. An improved version 
of the Yuan-Svesson D flip-flop achieving higher frequency was reported by Qiuting 
Huang and Robert Rogenmoser in 1996.[191 But the sensitivity to clock slope still 
remained a problem, which could be even worse for ultra-high speed data process. 
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4 A NOVEL PARALLEL·TO·SERIAL CONVERTER 
This chapter describes a 20110 bit wide parallel-to-serial converter which 
incorporates a D flip-flop matrix. A top-down analysis and design is presented. Some 
supporting logic blocks are introduced when necessary. SPICE simulations on the 
schematic level follows the design showing some characteristics. Finally several layout 
considerations are discussed. 
4.1 Converter Core •• A 5x4 D Flip.Flop Matrix 
Two popular conversion schemes, selection and shift, were discussed in the 
previous chapter. As mentioned earlier, the ultra high data rate challenges the shift 
scheme, and the 20/10 bit dual mode makes the generation of variable-phase clocks 
more complicated, so the solely shifting or selective scheme might not serve well for our 
application. However, a combination of the two scheme may be a suitable solution. Here 
we propose a novel architecture for parallel-to-serial conversion. The core circuit is a 5 
row by 4 column D flip-flop matrix. A simplified block diagram of the converter is 
shown in Figure 4.1. 
Note that the left most DFF's on each row can be omitted if the level one latches 
are replaced by D flip-flops, and this is what we have done in our circuits. 
The basic idea behind the design is that, for a convenient switch between 20 bit 
mode and 10 bit mode, we need not change the phase number of the clocks which 
control the output switches. Instead, we can adjust the frequency of the loading clock 
which controls the 15 MUX's. In 20 bit mode, we let all four serial bits on each data 
path be shifted out, while in 10 bit mode, we only shift out the two right most bits and 
overload the other two by newly loaded data. Thus the two modes of 20/10 bit can be 
easily switched by selecting the loading clock. The 5 data paths each work at 200 MHz 
10 
which eases the design of the yeo. The output switches are controlled by the 5 phase 
clock, or the 5 time-division consecutive pulses. Each pulse has a width of 1 ns and a 
period of 5 ns. The timing of the 5 phase pulses are shown in Figure 4.2. Thus by 
turning on the 5 switches cyclically, an equivalent data rate of 1.0625 Gbps can be 
obtained on the bus. In this case, the components running at full data rate are only the 
MUX's and the output driver. Also the lower frequency on each path means less data 
transitions hence the dynamic power dissipation is reduced by a factor of 5. 
Another advantage of such scheme is that a pipelined data loading can be applied, 
which requires a set of carefully arranged clocks. Figure 4.2 shows the clock set we 
used in our design. 
Dl9 
SHlFI'CLK3 
Q. 
SHIFI'CLK2 
SHIFI'CLKI 
Figure 4.1 Proposed parallel-to-serial converter 
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Figure 4.2 Clocking strategy for proposed converter 
The MUX's in Figure 4.1 comprise only two NMOS's instead of complementary 
transmission gates for it's simpler control clock. Though the signal after the MUX is not 
full CMOS logic, it can be recovered by the following D flip-flop. LDCLK and its 
complementary LDCLKbar (not shown) control the MUX between each D flip-flop. 
While LDCLK is low, the parallel loaded data passes the MUX and reaches the input of 
the D flip-flops. While LDCLKbar is low, the date shifted by the previous D flip-flop 
goes through the MUX to the input of the next D flip-flop. To clarify the working 
scheme, let's assume that the D flip-flop is negative edge triggered. If we apply 
SHIFTCLK1 to the lowest two data paths, we can see that the negative edge of 
SHIFTCLK1 leads the phaseO and phase1 pulses by a certain time interval, which 
guarantees the data to be stable at the output of D flip-flop before it's selected to the 
bus. Similarly, we apply SHIFTCLK2 to the middle data path and SHIFTCLK3 to the 
top two data paths, thus each shifting clock can lead the corresponding pulses by a 
preset time interval and the reliability of this converter is improved. 
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4.2 Clocking Strategy 
The clock strategy for the matrix converter seems complicated, but given a 5 stage 
differential ring oscillator, we can generate all the clock signals without difficulties. For 
example, if we have one ring oscillator as in Figure 4.3. 
The 5 phase pulses can be generated simply by sending appropriate clock signals 
from the ring oscillator to a NAND gate so that the 1 ns wide negative pulses are 
generated. The circuit we used is shown in Figure 4.4 which along with the veo were 
designed by the PLL group. 
Figure 4.3 5 Stage veo and lO-phase clocks 
clk5 
clk2 =CP-- All2 
clk2bar~ 
clk4 ---L-J"'-- Phil 
clk4bar ~ PhiO clklbar ---L./'" ..... 
Figure 4.4 Generation of 5-phase pulses 
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REFCLK 
Figure 4.5 Generation of LDCLK and LDCLKbar 
The shifting clocks can be chosen from the ten phase clocks generated by the ring 
oscillator, but they should be well synchronized with the 50 MHz or 100 MHz loading 
clock. The loading clock LDCLK can be generated by the logic shown in Figure 4.5. 
The input is a 100 MHz clock which can be obtained by dividing one of the 10 phase 
clocks or the 5 phase pulses. Inside the block, there are two signal paths, one in which 
the 100 MHz is further divided to generate the 50 MHz clock, the other is simply some 
inverter stages to compensate the delay introduced by the divider. To get the 50 MHz 
loading clock with 75% duty cycle (shown in Figure 4.2), the 100 MHz and 50 MHz clock 
both go to an OR gate and the output will be the expected 50 MHz loading clock. The 
top OR gate is added to cancel the delay so that the negative edge of the two loading 
clocks are aligned as well as possible. Then they go to a 2-to-1 MUX which is controlled 
by the MODE signal hence either the 50 MHz or the 100 MHz clock passes depending 
on the working mode. 
To correctly synchronize the loading clock, shift clock and switch pulses, we need to 
start from one signal as a reference. In this design, we chose the pulseD as the reference 
signal, which controls the bitO, bit5, bitlO and bitl5. At the position of pulseD, by 
subtracting a small but sufficient time interval, we can get the position of SHIFTCLK1 
which controls the lowest two data paths. Then by adding 2 ns and 3 ns delay, the 
positions of SHIFTCLK2 and SHIFTCLK3 are determined. At the negative edge of 
SHIFTCLK1, by subtracting another appropriate time interval, we can get the position 
of the negative edge for both loading clocks. The minimum interval between each 
adjacent clocks from the ring oscillator is 5 ns/10 = 0.5 ns and this is the minimum step 
we can adjust the position of the loading or shift clocks. From simulation and 
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observation, we chose clkl, clk5 and clk2bar as SHIFTCLKl, SHIFTCLK2 and 
SHIFTCLK3 respectively. The pulseO is divided by 2 as the reference clock to generate 
the loading clock. 
4.3 Implementation of the Complete Architecture 
The complete converter comprises a first level register file which is 20 bit wide, the 
5X4 D flip-flop matrix and the supporting logic for generating the necessary clock 
signals. A block diagram is shown in Figure 4.6. 
~ 
... 
2000 ~ 
bits ~ 
data =r 
MODE LDCell 
REFCIK 
5x4 
Shift 
Register 
Matrix 
16-pbiCLK 
1.11 
is 
... 
~ 
Pulse 
Generator 
Figure 4.6 Block diagram ofthe converter 
4.4 A High-Speed Dynamic D Flip-Flop 
Serial Out 
To ensure high performance from the parallel-to-serial converter, a high speed 
reliable D flip-flop is the key point. Up to now, various type of TSPC D flip-flops have 
been reported.11H18H191 Among them is the one proposed by Byungsoo Chang, Joonbae Park 
and Wonchan Kim shown in Figure 4.7. 111 
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CLK Q 
L...------l~ QB 
D--<t---! 
Figure 4.7 A ratioed TSPC DFF 
This D flip-flop was designed using ratioed logic. In the second and last stages, the 
drains ofMN2 and MN3 will be pulled low as long as a "high" signal is applied on their 
gates, even though the gates of MP2 and MP3 may be pulled low. The price paid here is 
some static power dissipation depending on the data input. But as an exchange, this 
architecture saves two middle transistors in those two stages, compared to the Yuan-
Svenssen TSPC DFF. By eliminating the series resistance associated with series MOS 
transistors, this design inherently minimizes the time constant for charging and 
discharging the load capacitance and hence reduces the delay, rise and fall time of the 
output data. In high speed applications, normally the delay, rise and fall time set the 
upper limit of working frequency. Here we do not need the D flip-flop to have a strong 
driving capability, so the transistor sizes are all small, and this helps reduce power 
dissipation. A SPICE simulation was done on the following configuration and some 
characteristics of interest are measured based on the simulation. 
CLK 
( ... 16 Stages ... ) 
Figure 4.8 A pseudo random data generator 
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The size of each transistor is listed in the Table 4.1. MN2 and MN3 are 
comparatively larger than MP2 and MP3, which is to ensure the ratioed logic works 
well under different environment and temperature. 
The simulation was done at temperatures of 25°C and 85 °C using the circuit 
shown in Figure 4.8. Some measured results from the simulations are listed in Table 
4.2. 
Table 4.1 Transistor size of the D flip-flop 
Table 4.2 Simulated performance of the D flip-flop 
25°C 85°C 
Delay 290ps for "0" to "1" 380ps for "0" to "1" 
250ps for "1' to "0" 320ps for "1" to "0" 
Rise Time 150ps 200ps 
Fall Time 140ps 170ps 
Power dissipation 1mW 0.82mW 
The delay, rise and fall time are small compared with the time intervals between 
loading clock and shift clock. This ensures the data will be valid at the output before 
further processing. Also it provides room for going to a higher data rate. 
4.5 The Driver Stage 
Since one of the design goal is accurate latency control, we'd like to reduce as much 
as possible the unpredictable delay after the switch, which is the last stage controlled 
by clock. By including the driver stage, the unpredictable delay due to the driver can be 
compensated by the phase locked loop. For example, we can lock one pulse with the 
reference clock so that the delay between the loading clock and output pulse is 
predetermined. Thus the only uncontrolled delay is that of the pseudo-emitter-coupled-
logic (PECL) line driver. Complementary outputs are required for the driver stage to 
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drive the differential PEeL driver. Since its input swing needs not to be rail to rail, we 
can use only PMOS as the switches which only require negative pulses to control. 
The driver stages are simply a chain of inverters, designed by the line driver group. 
A pair of NOR and NAND are added at the beginning to allow some external OE signal 
to put the output into a known state. The schematic is shown in Figure 4.9. 
The complete parallel-to-serial converter including the driver stage is shown in 
Figure 4.10. 
4.6 SPICE Simulations 
SPICE simulations were done on the converter combined with the PLL block. The 
schematic for simulation is shown in Figure 4.11 and Figure 4.12. 
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Figure 4.9 Driver stage with ENABLE control 
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Figure 4.10 Block diagram for the complete converter 
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PIL 
Figure 4.11 Top level schematic of the transmitter 
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Figure 4.12 Schematic of the complete parallel-to-serial converter 
19 
The pseudo random data generator is just a signal source with full CMOS logic 
level. Figure 4.13 shows the timing relationship between the loading clock, shift clocks 
and pulses, on which the pipelined working scheme is applied. Figure 4.14. shows the 
differential serial output on the buses, whose signal swing is from 1.3V to 3.3V and 
matches the input of the differential line driver. 
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Figure 4.14 Serial output waveforms 
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Table 4.3 Simulated performance of the proposed converter 
Power 340mW 
Dissipation 
Bit Latency 4ns 
Rise Time 0.5ns 
Fall Time 0.5ns 
Voltage Swing 1.2 V-3.2 V (interlaced "0" and "I") 
1.0 V-3.3 V (consecutive "0" or "I") 
A simulation using a temperature of 85°C was also done and similar results was 
gotten. Some characteristics of interests (at 25°C) are listed in Table 4.3. 
4.7 Layout Considerations 
On each datapath, four serial D flop-flops are triggered by one single clock to 
perform the shift operation. During the shifting, to ensure the earlier D flip-flops are 
not overloaded by the later stages, we want the triggering order in the direction of from 
the last to the first, which can be realized by routing the clock line in the direction of 
from the last to the first flip-flop, as shown in Figure 4.15. 
For the big inverters and PMOS MUX's, the RC delay associated with the 
polysilicon cannot be neglected in this high speed application. An approximation model 
is shown in Figure 4.16. 
Data Shifting Direction 
rn.~mm~-CLK CLK CLK CLK CLK 
CLK 
.. 
Clock Propagation Path 
Figure 4.15 Clock path for serial shifting cells 
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Figure 4.16 Model of gate RC delay 
To reduce this RC delay, we lay a strip of metal 1 above the polysilicon and put 
polysilicon contacts along it as shown above. Also in the direction of charging current 
flow, we can shrink the polysilicon width gradually since the averaging current is 
reduced. This keeps the parasitic capacitance associated with poly and metall smaller. 
A section oflayout is shown in Figure 4.17. 
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Figure 4.17 Layout of one big inverter 
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The entire layout of the parallel-to-serial converter is shown in Figure 4.18. The 
20/10 hit inputs go into the cell from the top, down through 5 datapaths of 4 serial D 
flip-flops, then turn around and go up passing the differential driver stage to reach the 
switches. The outputs after the switches and power supply were using very wide metals 
to allow large peak currents. The complete transmitter chip layout, which includes the 
PLL, the converter and the line driver, is shown in Figure 4.19. 
Driver Stage 
Figure 4.18 Layout of the converter including the driver stage 
PLL 
Figure 4.19 Layout of the complete transmitter chip 
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5 SUMMARY AND CONCLUSION 
Part I described a novel architecture of a parallel-to-serial converter realized by a 
D flip-flop matrix core. The proposed converting scheme eases the VCO design by 
having it run at a sub-multiple of the serial data rate. Also the generation of the multi-
phase clocks is simplified. By selecting the loading clock, the converter can be easily 
switched between 10 bit and 20 bit working mode. The piplelined data loading and 
shifting, which give extra time interval for data to be settled, improve the signal 
stability. In addition, the total load is distributed to multiple clocks as well. The D flip-
flops are all of small size so that the power dissipation is kept to minimum. 
In this part, some layout considerations were also discussed, which could be very 
important in high speed applications. 
The SPICE simulation showed that this circuit meets the design goals, including a 
data rate of 1Gbps, a bit latency of 4 ns and a power dissipation of 340 mW including 
the PECL driver. 
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PART II A CHARGE-PUMP CLOCK RECOVERY CIRCUIT 
FOR NRZ DATA REGENERATION 
25 
6 INTRODUCTION 
6.1 Introduction 
In most serial data communication systems, such as Ethernet, ANSI Fibre Channel 
standard, data are transmitted without any specific timing reference. However the 
receiver eventually must regenerate and process the data synchronously. Thus, it is 
required for the receiver to extract the clock signal from the data stream and this 
function is done by a clock recovery circuit. 
There are different approaches to regenerate the clock, and the most popular one 
employs on-chip phase-locked loops (PLL). With no external tuning elements, the signal 
is processed entirely on-chip. In addition, the tuning range of the local voltage 
controlled oscillator (VCO) can provide some compensation for the drifts introduced by 
the process and temperature variations. IIOI 
The architecture of PLL clock recovery circuit depends on the encoding scheme of 
the transmitted data, such as nonreturn-to-zero (NRZ) and return-to-zero (RZ) which is 
also called Manchester encoding. However the charge-pump PLL is the most widely 
used for its extended frequency range and low cost. 
6.2 Definition of Terms 
NRZ Data 
NRZ data is a stream of rectangular pulses generated by NRZ encoding scheme for 
the digital data communication. The presence of pulse represents binary one and the 
absence represents zero. This scheme is widely used in fibre-optical channels to get the 
highest throughput from a given channel bandwidth. An example waveform is shown in 
Figure 6.1. 
Tuning Range 
, 
, 
, 
, 
: 0 1 
26 
, 
o o 0: 1 
Figure 6.1 NRZ data 
The frequency range between the maximum and minimum value which can be 
obtained from the VCO is called the tuning range. It should accommodate the PLL 
input frequency by some margin. Normally the tuning range is about 20% of the free-
running frequency.[SI 
Jitter 
Variations of clock period, including random and deterministic ones, are referred to 
as jitter. 
The upper bound on the VCO jitter and phase noise is imposed by the timing 
accuracy and spectral purity requirements of the PLL application. 
Capture Range 
The maximum difference between the input signal frequency and the oscillator's 
free-running frequency where lock can eventually be attained is called the capture 
range.[21l 
Acquisition Time 
The elapsed time for a PLL to lock on the input signal while its frequency is within 
the capture range is called the acquisition time.[211 It was shown by Blanchard that the 
acquisition time can be approximated as: 
_ r (COin - COose )2 
taeq - '=' 
COn 
where S is the damping factor, con is the loop bandwidth.[21) 
Lock Range 
Once lock is attained, the maximum frequency that the PLL can still remain in 
lock when the input signal frequency changes very slowly is the lock range. 
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7 LITERATURE REVIEW 
PLL clock recovery circuit is a key building block for the receiver in serial data link 
and has been intensively studied. With the strong demand of network services, data 
rate for serial transmission is going up to Gigabit per second (Gbps) level. To achieve 
this ultra high speed, traditionally compound semiconductor and Si bipolar technologies 
were widely used. For example, a GaAs IC combined with Si bipolar clock recovery chip 
achieving 2.5 Gbps were reported by R. Walker et al..[23J A monolithic Si bipolar 
implementation running at 1.5 Gbps were proposed by H. Ransijin and P. O'Connor.[22J 
Both of them have power dissipation of up to 1 W, which is considerably high for 
integrated circuits. At present, a line of GaAs Gigabit transceivers from VITESSE Inc. 
are available on the market. Meanwhile, with the fast advance of CMOS technology and 
continuously shrinking of the feature size, some CMOS implementations of Gbps clock 
recovery circuit (CRC) have been reported. The most recent ones are a fibre channel 
compliant 1.0625 Gbps transceiver and a 1.25 Gbps transceiver for Gigabit Ethernet. [5][6J 
Both of them were using 0.5 ~m technology and consume less than 500m W with 3.3V 
power supply. Compared with the compound semiconductor or Si bipolar solutions, 
CMOS has the advantages of higher level of integration, lower cost, lower power 
dissipation and compatible logic level with the digital circuits. It is clear that the 
CMOS solution for Gbps data communications is becoming the trend for the future. 
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8 BASIC THEORIES 
This chapter will discuss some basic theories about phase locked loop (PLL) and 
clock recovery circuits. First a generic PLL topology and principle is introduced, then a 
charge-pump PLL is analyzed. A small signal linear approximation is introduced to 
model the PLL system to gain some basic idea about its design. Finally some special 
requirements on clock recovery from NRZ data are discussed. 
8.1 Topology and Working Scheme 
A phase locked loop is a feedback system in which the feedback signal is derived 
from the input phase error. Basically, a PLL consists of a phase detector(PD), a low-
pass filter (LPF) and a voltage controlled oscillator (VeO). A simple configuration is 
shown in Figure 8.1. 
Detector Filter Y{t) Xff)7 .... H~-~ 
Figure 8.1 Basic phase-locked loop 
The phase detector has two inputs, one is an external signal, i.e. the reference clock 
or the incoming data, and the other is the veo output. The phase difference of these 
two signals is detected and output by the phase detector. This error signal, normally 
converted to a voltage level, is passed through the low-pass filter, after which the dc 
component is passed to the veo and adjusts the veo frequency to minimize the phase 
error. When the lock is attained, all the signals in the loop are stable. However, the 
phase difference is not required to be zero. Instead, it may be some static value so that 
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a constant dc component is produced to keep the veo running at a constant frequency 
which furthermore maintain the constant phase error. 
8.2 Loop Dynamic in Locked State 
The transient response for tracking the input signal is generally a nonlinear 
process and hard to model. However, by assuming small drift in locked state, a linear 
approximation analysis can be applied to gain some basic ideas about the process. 
Figure 8.2 shows such a model. 
I/>in 
Figure 8.2 Linear model of a PLL 
The open loop transfer function, termed by <Pout (s) I <Pin (S) , is 
<P out (S) = H (S) = K G (S) Kvco 
<Pin(S) 0 PD LPF S 
where: 
KpD is the gain constant of the phase detector, in V/rads 
GLPF(S) is the transfer function of the low-pass filter, in VN 
K 
veo is the transfer function of the yeO, in radsN·s 
s 
(8.1) 
By letting <P out = K PD G LPF (s) Kveo (<I> out (s) - <P in (S)) , a closed loop transfer function 
S 
can be derived as: 
H(s) = <pout(s) = KPDKveoGLPF(S) 
<Pin (S) S + KpDKVeOGLPF (S) 
(8.2) 
If a low-pass filter is realized by a resistor in series with a capacitor, whose 
transfer function is: 
where 
1 
m =-
LPF RC 
By substituting G GLPF , we get 
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(8.3) 
(8.4) 
indicating that the system is of second order, and K = KpDKVCO is the loop gain. 
The above equation can be further written as 
(8.5) 
(8.6) 
(8.7) 
Here, ron is the geometric -3dB bandwidth of the LPF and the loop gain, in a sense 
indicating the gain-bandwidth product of the loop.[SJ Also the damping factor S is 
inversely proportional to the square root of the loop gain. To provide an optimally flat 
frequency response, S is preferably equal to 0.707.[81 
The most common PD in this architecture is either the Gilbert Multiplier or simply 
an XOR gate. Unfortunately, these type of PD's have a potential problem that the PLL 
may be locked at the harmonic or sub-harmonic of the input signal. However, this 
generic architecture will be the basis for our further analysis in the next section. 
8.3 Charge-Pump PLL 
In digital communications, one of the most popular PLL architectures is the 
charge-pump PLL. Compared with the generic PLL discussed in the previous section, a 
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charge-pump PLL consists of a phase/frequency detector (PFD) or a phase detector (PD) 
plus a charge pump circuit which will charge or discharge the LPF. A typical 
architecture is shown in Figure 8.3.[8] 
There are some desirable features associated with charge-pump PLLs. First, they 
do not exhibit false lock. [21] Second, if neglecting offsets and mismatches, the static 
phase error will be zero while the system is in lock. [21] However, the above circuit has a 
potential problem of instability. As we can see, the transfer function for the PD is 
K PD / S , hence the closed loop transfer function is 
<P out (s) KPDKVCO H(s) = = -2--=-=--"':""="='-
<Pin(s) S + KPDKVCO 
(8.8) 
which has two imaginary poles at ± j~KpDKvco . To keep the system stable, a zero can 
be added to the open-loop transfer function by placing a resistor in series with the 
charge-pump capacitor. 
X(t) 
yet) 
Figure 8.3 Charge-pump PLL 
The switching operation of the charge pump makes the PLL a discrete-time 
system. However, by assuming that the loop bandwidth is much less than the input 
frequency which is normally met in practical circuits, we can use the average value of 
the discrete-time parameters to perform a continuous-time small signal analysis. 
Suppose the phase error is <I> e = <l>in - <I> out' the average voltage change on the 
charge pump capacitor is: 
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I <I> 1 Vc(s)= CP e(R+_) 
2lr sCp 
(8.9) 
where I Cp is the output current of charge pump. 
By substituting <l>out =Vc(s)Kveo / s into Equation 8.1, we obtain the closed-loop 
transfer function for charge pump PLL as: 
Iep 
2C(sRCp + 1) Kveo 
H(s) = <I> out (s) = ___ lV--'p'--_____ _ 
<I>in(S) 2 (_1 K R) ~K 
S + 21C veo S + 2lrCp veo 
(8.10) 
Thus, the system has a zero of W z = -1/ (Rep), and gain 
(8.11) 
r=R IcpK, 
':! 2 21C vco (8.12) 
The above expressions indicate that the factor wn and S can be increased 
simultaneously, which is desirable for maximizing the loop bandwidth. This is another 
advantage of charge pump PLL. 
But by adding a resistor to keep the loop stable, a ripple in the control voltage is 
also introduced. To suppress this ripple, a second capacitor could be connected in 
parallel with the RC branch, as shown in Figure 8.4. Normally this capacitor is chosen 
as 1110 or less of Cp so that it has little effect on the loop dynamics. (8) 
Figure 8.4 Loop filter with zero and ripple suppression 
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8.4 Clock Recovery from NRZ Data 
NRZ data has two attributes that make clock recovery difficult. First, it can exhibit 
consecutive ONE's or ZERO's, which requires the clock recovery circuit to maintain a 
constant clock frequency with the absence of data transitions. To minimize the 
frequency drift, a narrower bandwidth is preferable for the loop filter. Unfortunately, to 
suppress the jitter introduced by the yeO, a larger loop filter bandwidth is preferred. 
Regarding these two aspects, a trade-off is necessary. Second, NRZ data has no spectral 
energy at the baud rate, so it usually undergoes a nonlinear processing before reaching 
the PLL to create a frequency component at the baud rate. A common approach is to 
detect each data transition and generate corresponding pulses, for instance, using an 
XOR gate or a double-edge triggered flip-flop. A frequency detector should be used 
car-efully in clock recovery circuits, since it will give incorrect output signals when data 
transitions are missing. But by clever design, a frequency detector can speed up the 
acquisition process when acquisition time is important. One approach is to first lock the 
veo with an external reference clock using the frequency detector, then switch to a 
phase detector to lock the veo with the data sequence. 
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9 DESIGN OF A CHARGE-PUMP CLOCK RECOVERY CIRCUIT 
This chapter deals with the design considerations for the proposed charge-pump 
clock recovery circuit, based on the theoretical analysis of the previous chapter. As 
discussed before, a charge-pump PLL consists of a VCO, phase detector, charge pump 
and a loop filter. First each of the components is designed, simulated and characterized 
separately, then a SPICE simulation is done on the system level. Finally some 
important characteristics are estimated from the simulation. 
9.1 Voltage Controlled Oscillator (VCO) 
The VCO is an essential part in PLLs or CRCs, especially for high speed 
applications. Among various types of CMOS VCOs, ring oscillators are commonly used. 
A typical ring oscillator schematic is shown in Figure 9.1. 
L{>=t>= .. _ .... _. __ . {>OJ 
(OddNmmer Stages) 
Figure 9.1 A simple topology of ring oscillator 
Odd number M inversion gain stages are connected in series and the last output is 
fedback to the input. While oscillating, the total phase shift is zero and the loop gain is 
unity.[8l It can be easily derived that the oscillation frequency fo = 2MTd where ~ is 
the delay of each stage with a fan out of one. 
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In the design of a VCO, the following parameters are of interest: (1) Tuning Range; 
(2) Linearity of the VCO transfer function; (3) Duty cycle; (4) Jitter and Phase Noise; (5) 
Supply and substrate noise rejection. 
In the present application, a 50% duty cycle is critical to get the best performance 
of the phase detector. We will come to this issue below. Also, inside the mixed-signal 
transceiver, the digital part will inject noise into the common substrate, hence a highly 
noise immune VCO is desired. IS) 
With the above goals in mind, we designed a VCO having a fully differential signal 
path and an internal feedback loop to adjust the duty cycle to 50% at different running 
frequencies. The schematic is shown in Figure 9.2. 
Figure 9.2 Designed ring oscillator with self-adjusted 50% duty-cycle 
The ring oscillator consists of four gain stages. Each stage has a pair of sinusoid-
like signal outputs (Vo+ and Vo-) to drive the next state and a pair of digital clock 
outputs (CLK+ and CLK-) to drive the digital circuits on chip. A differential opamp is 
added to detect the common-mode of the differential digital clocks, and the output is 
sent back to each stage to adjust the duty cycle. Ideally, with a 50% duty cycle, the 
common-mode level is at half of the power supply, so the reference input is set to 1.65 
V. Two compensation capacitors are added at the other input and the output node to 
improve the stability of the loop. 
The device sizes are listed in Table 9.1. 
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Table 9.1 Transistor sizes of the feedback opamp 
R ITAIL Mpdifl MPdif2 MNldl MNld2 Cl C2 
lOKQ 8~ 24W1.2/l 24W1.2/l 12W1.2/l 12W1.2/l 5pF lOpF 
(dB) "" 
Reillponse 
30. 
" 
/net40 
20. 
'0 . 
.... 
-11iJ. 
-2. 
-3. 
-4. 
-5. 
-60 
-70 
-B. 
'0· '0 2 ~. '0 6 '0 B 10 10 (H I) freQUencY 
Figure 9.3 Frequency response of the feedback amplifier 
Figure 9.4 Gain stage of the ring oscillator 
Figure 9.3 shows the frequency response of the first stage amplifier. The simulated 
dc gain of the feedback amplifier is between 27-30 dB. 
Inside each gain stage, the circuit can be divided into three parts, as shown in 
Figure 9.4. The first one is the differential delay cell with resistive loads of two PMOS 
transistors biased into the triode region. By adjusting their on-resistance, the RC time 
constants and the output voltage swings are changed hence the delay of each cell 
varies. The advantage of this control scheme is that: the on-resistance has a better 
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linearity with the control voltage in triode region than in the saturation region. The 
additional two diode-connected PMOS's help to keep the tail transistor in saturation 
region during the whole switching cycle by preventing their drain voltages from going 
too low. 
The second part is the differential-to-single-end converter which also isolates the 
delay cell from the duty cycle feedback loop. The differential outputs of the delay cell, 
which have a frequency-dependent voltage swing from Vdd to about 1.5 V-1.8 V, are 
sent to two PMOS transistors - MPdifl. and MPdif2. With MPdifl. and MPdif2 switching 
between on and off, a single-ended output is generated. 
The third part is the buffer stage consisting of ratioed inverters in series to 
enhance the driving capability of the digital clocks. 
As we need a differential clock to drive the phase detector, the second part and 
third part are duplicated but their inputs are swapped. These two separate clock paths 
could introduce jitter due to their mismatch, so a careful layout is absolutely necessary 
to minimize this effect. 
One thing notable is that an extra NMOS transistor is added at the converter 
output to control the duty cycle of the digital clock. As mentioned before, the 
differential outputs of the delay cell have a variable voltage swing, hence affect the 
output range of the converter, which further results in a frequency-dependent duty 
cycle of the buffered clock. To suppress the duty cycle drift, the added NMOS transistor 
basically keeps the converter output swing relatively constant with the gate voltage 
controlled by the feedback opamp. 
The device sizes are listed in Table 9.2. 
Table 9.2 Transistor sizes of the veo gain stage 
MPsatl Mpsat2 MPbial Mpbia2 MNdifl MNdif2 
12~O.6~ 12~O.6~ 28.8~O.6~ 28.8~O.6~ 30~O.6~ 30~O.6~ 
MNtail Mpdifl MPdii2 MNldl MNld2 MNduty 
132~1.2~ 24~O.6~ 24~O.6~ 7.2~O.6~ 7.2~O.6~ 12~O.6~ 
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Table 9.3 Voltage-frequency transfer function of the VCO at 25°C 
v=(V) 
f(MHz) 
V=(V) 
f(MHz) 
lu 
4.L?l 
0.8 0.85 0.9 0.95 1.0 1.05 1.1 1.15 
1390 1335 1280 1225 1180 1140 1096 1050 
1.2 1.25 1.3 1.35 1.4 1.45 1.5 
1005 965 925 895 860 835 810 
.. l--~~-__ - __ -+--~---< 
0.7& U 0.15 0.1 I uYdrI(¥) 
at 60 ·c 
Figure 9.5 Transfer function of designed ring oscillator 
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Figure 9.6 Clock waveform at 25°C 
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Figure 9.7 Clock waveform at 60°C 
Based on simulation, we estimated the gain Kvco of the VCO as 2rcxIGHzIV at 
25°C and as 2rcx800MHzIVat 60°C. Figure 9.6 and Figure 9.7 show the simulated 
. results of the feedback control voltage and clock waveform. 
9.2 Phase Detector 
The Phase Detector can be realized by different approaches, such as Gilbert 
multiplier, XOR gate or some circuits involving registers. llll The specific interest of a 
phase detector is the linearity between the output and input phase difference. For 
charge pump PLLs or CRCs, the phase detector has three working mode which are 
listed in Table 9.4. 
The phase detector we used is a self-centered type, which was first reported by 
Hogges. 191 The schematic and a timing diagram for an arbitrary data stream is shown in 
Figure 9.8 and Figure 9.9. 
Table 9.4 Phase dector working states 
Up Down 
Clock Lags Data 1 0 
Clock Leads Data 0 1 
Clock Locked With Data 0 0 
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Data 
C~------~~----~~ 
Figure 9.8 Phase detector used in the CRC 
The input data is sampled at one clock edge, i.e. falling edge, by the first D flip-flop 
and sampled at the other clock edge by the second D flip-flop. The data at nodes 1, 2, 3 
are sent to two XOR gates to generate the UP and DOWN signal which control the 
charge pump. When there is a data transition, two pulses are generated. It can be 
observed that the UP pulse is always of half bit period width, and the DOWN pulse 
width depends on the phase error of the clock falling edge and the data transition. If 
the CRC loop is locked with the data, the control voltage to the VCO should be constant. 
This requires the DC component of UP and DOWN to be the same, which can be 
realized by aligning the clock edge at the center of the data period, as shown in Figure 
9.9. 
Since there's only half a clock period for the data to be settled and sampled at the 
second D flip-flop, a very high speed D flip-flop is needed. The D flip-flop used in the 
parallel-to-serial converter is not suitable since there are three stages of delay between 
the triggering edge and the Q output. Here we go to the simplest solution -- a 
complementary transmission gate followed by an inverter serves as both master and 
slave stage. Usually the complementary clock is not preferable in other applications, 
but, since our VCO can provide fully in-phase complementary clocks, we can take 
advantage of it. 
The schematic of the D flip-flop is shown in Figure 9.10 and the device sizes are 
listed in Table 9.5. Table 9.6 shows the SPICE simulation results. 
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Figure 9.9 Signal waveform of the phase detector while in clock 
Q 
Figure 9.10 D flip-flop used in the phase detector 
Table 9.5 Transistor sizes ofDFF1 and DFF2 
DFFI MPtg MNtg MPinv MNinv 
18J.110.6fl 18J.110.6fl 36J.110.6fl 24J.110.6fl 
DFF2 MPtg MNtg MPinv MNinv 
9J.110.6fl 9J.110.6fl 18J.110.6fl 12J.110.6fl 
Table 9.6 Timing characteristics ofthe DFF 
Power Dissipation 3mW 
Delay 150ps for "0" to "I" 
160ps for "I" to "0" 
Rising Time 140ps 
Falling Time 130ps 
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The XOR gate is realize by transmission gate logic, which can work at higher 
frequency than standard CMOS logic. The schematic is shown in Figure 9.1!' 
A minor modification is made here. Instead of using complementary transmission 
gates, we used simple NMOS transistors as the transmission gates to limit the output 
voltage swing, which further reduces the dead zone of the charge pump circuit. This 
will be described later in the design of the charge pump. 
A-_._-f.--4 
z 
B--+-~ 
Figure 9.11 XOR gate used in the phase detector 
As the phase detector works at very high frequency, the gate delay cannot be 
neglected for a precise phase detection. So in Figure 9.8, a buffer Xl is added to node 1 
to cancel the delay between the triggering clock edge and the D flip-flop output. Though 
the outputs of the phase detector are two pulses, we can still characterize the dc 
. component difference between them. 
9.3 Charge Pump and Loop Filter 
The charge pump circuit is basically a voltage-controlled current source which has 
three working modes according to the working states of the phase detector: (1) when 
UP is high, charge pump sources charging current to the loop filter; (2) when DOWN is 
high, charge pump sinks discharging current from the loop filter; and (3) when both UP 
and DOWN are low, charge pump leaves alone the loop filter and the voltage on the 
loop filter is maintained. 
In our application, the charge pump is a modified version previously proposed as 
shown in Figure 9.12. 
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Figure 9.12 A previously reported charge pump circuit 
The reported charge pump controls the output current by changing the gate voltage 
of the current mirror MPout and MNout. Compared to the topology in Figure 8.3, this 
scheme eliminates the fully on/off states of the switches on the current path hence 
brings a higher speed and better matching of charge and discharge currents. However, 
the two input transistors are PMOS and NMOS respectively, which require both 
positive and negative pulses. Due to the electronic mismatch between PMOS and 
NMOS, there will be some offset between the UP and DOWN pulse width for a zero 
output. At a very high speed, that offset will lead to an intolerable static phase error. 
More important, since the UP and DOWN signals from the phase detector are both 
positive pulses whose width is dominated by the rising and falling time, it is almost 
impossible to invert the pulse with a precise unity gain. So this charge pump cannot be 
used in our PLL. One solution is to change the PMOS input into NMOS input by using 
a current mirror. The modified schematic is shown in Figure 9.13. 
MNup l-- Up 
Figure 9.13 Modified charge pump with two NMOS inputs 
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The DOWN signal, which is a pulse applied on MNdw, will pull down the gate 
voltage of MN4, hence bring down the current of MN4 and MP4. Through mirror of 
MP4 and MPout, the drain current of MPout also drops hence the MNout will sink 
discharging current from the loop filter. Similar scheme applied to UP signal except for 
there is no current mirror in the signal path. 
When determining the size of each transistor, some important considerations 
should be noted. The voltage swing at the gate of MN4 and MNout are critical to the 
performance of the charge pump. For instance, consider the following case in which a 
positive pulse is strong enough to drive the gate voltage of MN4 or MNout to ground 
and they are fully cut off. When the pulse disappears, some extra time is needed for the 
gate voltage to recover from ground to the threshold voltage, hence a dead zone is 
introduced to the charge pump. An even worse case is that, under such high frequency, 
when the pulse comes intensively, the gate voltage of MN4 and MNout might not have 
enough time to rise above the threshold voltage which will defunct the charge pump. So 
we decided to size the relating transistors (MNdw and MNup) to keep the lowest gate 
voltage ofMN4 and MNout around the threshold value. Through simulation, the device 
sizes are chosen as in Table 9.7. 
Table 9.7 Transistor sizes of the charge pump circuit 
Iref MNO MNI MPI MNdw MNup MN2 
50~ 4.5W1.2~ 4.2W1.2~ 4.8W1.2~ 1.8W1.8~ 1.8W1.8~ 2.4W1.2~ 
MP2 MN3 MP3 MN4 MP4 MNout MPout 
4.8W1.2~ 2.4W1.2~ 4.8W1.2~ 1.8W1.2~ 1.8W1.2~ 1.8W1.2~ 1.8W1.2~ 
Another consideration is that, we want the output quiescent point close to the 
value which causes the veo to oscillate at the expected frequency. By doing this, the 
UP and DOWN pulses will have the same width which guarantee the sample edge is 
placed at the optimum point -- the middle of the data period. 
A loop filter is used to extract the dc difference between UP and DOWN signal from 
charge pump. It works as an integrator, which stores the integration of charge and 
discharge current, filters out the high frequency components and applies the dc voltage 
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to the VCO. Our loop filter has the most common configuration, which is shown in 
Figure 9.14. 
Cp is the integrating capacitor, which stores the dc component. The series resistor 
Rz is introduced to adjust the damp factor, as discussed in the previous chapter. Cz is 
added to filter the ripple introduced by Rz. 
ITz SK 12~F Cp 
30PFI 
Figure 9.14 Loop filter used in the phase detector 
9.4 Measurement of K PD ,Loop Bandwidth and Damping Factor 
By combining phase detector, charge pump and loop filter, we can treat them in a 
whole as the phase detector in the basic topology of the previous chapter. Because the 
charge and discharge current depends on the UP and DOWN pulse width, it's hard to 
give an accurate model of this combination phase detector. However, an approximation 
of the range of K PD can be derived from the simulation. 
By adjusting the input phase error, which is referred to the drift from the static 
value of 180 degree, we can measure the charging and discharging peak current Icp on 
the loop filter. In Table 9.8 below, l1t represents the time drift from the nominal point 
- middle of the data period. l1cp is ~n. 
TI2 
KPD is the l1Ic/l1cp at the point of zero phase error (at the static phase error point). 
From Figure 9.15, we estimated K pD = 32.26~1t. Then the voltage transfer function of 
the loop filter is 
1+ sRCp 
KpD XZ LPF = KpD X RC C 
s(1+ s P z )(Cp + Cz ) Cp +Cz 
(9.1) 
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Table 9.8 Measured output current at different phase error 
Lit -32ps -30ps -28ps -26ps -24ps -22ps -20ps 
Liq> -0.0711t -0.0671t -0.0621t -0.0581t -0.0531t -0.0491t -0.0451t 
ICP(~) 2.745 2.579 2.407 2.241 2.064 1.88 1.695 
Lit -18ps -16ps -14ps -12ps -lOps -8ps -6ps 
Liq> -0.041t -0.0361t -0.0311t -0.0271t -0.0221t -0.0181t -0.0141t 
ICP(~) 1.52 1.356 1.195 1.032 0.871 0.696 0.514 
Lit -4ps -2ps 2ps 4ps 6ps 8ps lOps 
Liq> -0.0091t -0.0041t 0.0041t 0.0091t 0.0141t 0.0181t 0.0221t 
ICP(~) 0.33 0.16 -0.142 -0.288 -0.434 -0.585 -0.742 
Lit 12ps 14ps 16ps 18ps 20ps 22ps 24ps 
Liq> 0.0271t 0.0311t 0.0361t 0.041t 0.0451t 0.0491t 0.0531t 
ICP(~) -0.898 -1.056 -1.207 -1.355 -1.494 -1.643 -1.779 
Lit 26ps 28ps 30ps 32ps 
Liq> 0.0581t 0.0621t 0.0671t 0.0711t 
ICP(~) -1.928 -2.069 -2.202 -2.332 
Phase-current transfer function 
(UA) 
Figure 9.15 Llq>-I transfer function of the phase detector 
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The bandwidth can be calculated using Equation 8.11, here we approximate the Icp 
as 1J..lA. 
lpA x2nxlGIV. s =5.77x106 =5.77MHz 
2nx30pF . 
The damping factor can be calculated using Equation 8.12. 
s=!i fcp ·Cp Kvco =5K /1J1AX30pF x21t'xIGIV.s=0.433 
2 21t' 2 V 21t' 
9.5 Startup Circuit 
The VCO has a tuning range of 800 MHz-1.4 GHz, corresponding the range of the 
control voltage from 1.5 V to 0.85 V. It can be seen from the simulation that while the 
control voltage is lower than 0.8 V, the VCO is not stable or even doesn't oscillate at all. 
To ensure that the VCO oscillates when the circuit is powered on, a startup circuit is 
added to precharge the loop filter to 1.4 V. After that, the charging path will be cut off 
and only introduces some parasitic capacitance to the loop filter which can be neglected 
compared to the Cp and Cz. 
MPw __ ... c..'::~~~ter f~~IR ~ 
: tTc, :'" T 
::-
: .......................... : 
Figure 9.16 Designed startup circuit to precharge the loop filter 
The schematic of the startup circuit is shown in Figure 9.16. MPw is a weak PMOS 
which is always on but only supplies a very small current. If voltage on Cp is near 
ground, MPw will pull up the drain of MNs and MPs until MNch is turned on and 
charge Cpo Meanwhile MPs is also turned on and provides larger current to MNs so 
that MNch have to charge the gate voltage of MNs to l.4V+ and pull down its drain 
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again. Then MPs and MN ch are turned off, leaving the MN s weakly on, and the PLL is 
ready to work. 
9.6 Closed Loop Simulation 
The top level schematic of the closed loop is shown in Figure 9.17. 
Block 1 is the pseudo-random NRZ data generator, which consists of 16 D flip-flop 
and an XOR gate. The period of repeated data sequence is about 200 ns. This generator 
is driven by a clock with a period of 900ps, equivalently a frequency of 1.1 GHz. Block 2 
is the equivalent phase detector and block 3 is the 4-stage self-adjusted 50% duty cycle 
VCo. 
:~~E~~:~~ 
: - BLOCKl : 
Figure 9.17 Closed loop schematic 
An assumption on this simulation is that the incoming differential data has 
already been converted to single-ended rail-to-rail NRZ signal. 
First, a simulation is done with the startup circuit. The control voltage and duty 
cycle feedback are shown in Figure 9.18. From the waveform, we measured that the 
peak-to-peak ripple of the control voltage is 35 m V, corresponding to a frequency 
deviation of 35 MHz, a 3% deviation of the nominal frequency. Also it showed that, 
after the CRC is locked, both VCO control voltage and duty cycle control voltage become 
stable. The elapsed time for 60°C is longer than that for 25 °c because the control 
voltages need to go lower. Fourier Transforms of the locked clocks are shown in Figure 
9.19. As mentioned before, the duty cycle of the clock is essential to our phase detector. 
The waveform of the recovered clock at 25°C and 60 °c are shown in Figure 9.20. 
1.5 
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Figure 9.18 CRC with startup circuit 
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Figure 9.19 DFT of the recovered clock 
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Figure 9.20 Waveform of the recovered clock 
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Figure 9.21 Transient current of the power supply 
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Figure 9.22 Average power dissipation of eRe 
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Figure 9.23 Regenerated data at 1.1Gbps, 25 °C 
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Figure 9.24 Regenerated data at 1.1Gbps, 60 °C 
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Transient supply current and average power dissipation, which are about 50 rnA 
and 170 m W respectively, are shown in Figure 9.21 and Figure 9.22. Two segments of 
the regenerated output data from the phase detector are exactly the same as the input 
data except for a delay of 1 clock period, as shown in Figure 9.23 and 9.24. 
Further measurements are based on the following two cases while the loop has 
already been in lock; (1) the incoming data rate changes abruptly; and (2) the incoming 
data rate changes slowly. 
In the first case, an abrupt change of the data rate will lead the CRC to temporary 
lose lock and then try to obtain lock again. This is similar to the clock acquisition, in 
which the CRC loop is initially running at some certain frequency roo, then an incoming 
data with the frequency roin = roo ± ~ro comes in and the CRC needs to lock on this input 
frequency. Here the maximum ~ro that the CRC can regain lock is not exactly the so-
called capture range, because roo is not the CRC free-running frequency. But it 
indicates how much impulse frequency change the CRC can tolerate and we call it 
impulse capture range. 
The second case is different from the first one in that the change of the data rate is 
very slow so that the CRC can always track this change and keep locking. This case 
could give an idea about the lock range, which is the maximum range that CRC begins 
to lose lock. Theoretically, it is determined by the linear range of the monotonic range 
of the phase detector and the VCO. In both cases, we omitted the startup circuit and 
preset initial condition on Cp instead to save the simulation time. 
To measure those parameters, we need a variable frequency source, which can be 
generated in two ways: (1) by a veo and a pseudo random data generator; and (2) by a 
NRZ data file. For the former case, a block diagram is shown in Figure 9.25 . 
..................................................................... : 
-= 
................................................................ L--_____________ ~ 
Figure 9.25 Configuration 1 for testing the impulse capture range 
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The PWL voltage applied to Veal has a step increment/decrement, and the control 
voltage to the Ve02 is expected to track the steps. From the simulation, a 30m V step is 
the maximum for the eRe to regain lock. Given the veo gain of 1 GHzIV, we can 
derive that the impulse capture range is 60 MHz peak-to-peak. 
The simulation results done at 25 °e and 60 °e are shown in Figure 9.26 - Figure 
9.29, which show the veo control voltage can track with the PWL step voltage. 
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Figure 9.27 DFT of the recovered clocks at 25 °e 
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Figure 9.28 Step control voltage at 60 °e 
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Figure 9.29 DFT ofthe recovered clocks at 60 °e 
An alternative way to measure the impulse capture range is to directly apply the 
data file with variable frequency to the eRe and check whether the clock is recovered 
at exactly the same frequency. The PWL data file, with a duration of 9 J.lS, is generated 
by a e program which was written by Mr. Satyaki Koneru. The block diagram is shown 
in Figure 9.30. The buf cell does nothing except for degrading the data waveform. 
Here a five level of data rate is generated by the PWL source, which are 1.162 Gbps 
(T=860 ps), 1.137 Gbps (T=880 ps), 1.11 Gbps (T=900 ps), 1.087 Gbps (T=920 ps) and 
1.063 Gbps (T=940 ps). Simulations were also done at both 25 °e and 60 °e and the 
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results are shown in Figure 9.31 - Figure 9.34. From the waveform, we can see the 
jumps of the VCO control voltage due to the abrupt changes of input data rate. After 
several cycles of ripple, the control voltage eventually become stable which indicates 
that the CRC is locked with the input data. 
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Figure 9.30 Configuration 2 for testing the impulse capture range 
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Figure 9.34 DFT of the recovered clocks at 60 DC 
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The acquisition time can be measured on the waveform, which is about 0.3 J.1S. 
To measure the lock range, the configuration of Figure 9.25 is again used, but now 
we apply a PWL step voltage to VCOL The signal ranges from 0.95 V to 1.2 V at 25°C 
corresponding to a frequency range of from 1.2 GHz to 850 MHz. The control voltage is 
shown in Figure 9.35, from which we can see the VCO control voltage and duty cycle 
control voltage tracked with the PWL source. Fourier transform of the output clock is 
shown in Figure 9.36 which gave the lock range 1.25 GHz-l.O GHz = 250 MHz, 
equivalently 20% of the nominal data rate. Figure 9.37 and Figure 9.38 show the data 
regenerated at the lowest and highest frequency are exactly the same as the input data. 
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Simulations were also done under 60°C and the waveforms are shown in Figure 
9.39-Figure 9.42. The results show that the control voltage to the VCO tracked with the 
PWL step voltage; the data at the highest and lowest frequency slot were both 
regenerated correctly. The lock range can be measured from Figure 9.40, which is 
1.15 GHz-930 MHz = 220 MHz. 
From the simulations under 25°C and 60 °C, we can see that the performance of 
CRC degrades while the temperature increases. The reason is that, at higher 
temperature, the mobility of electrons and holes drops hence the delay, rise and fall 
time all increase, the VCO tuning range shifts downwards. Eventually the system 
response becomes slow. 
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10 SUMMARY AND CONCLUSION 
Part II mainly focus on a clock recovery circuit designed for a Gbps transceiver. 
First some basic theories about PLL were introduced to give an insight understanding 
of the working scheme. Then components of the CRC are proposed and discussed. The 
self-adjusted 50% duty cycle VCO provides the fully in-phase differential clock for the 
phase detector. The phase detector has a simple architecture to acquire a speed above 1 
Gbps. The modified charge pump has symmetric inputs and architecture which gives 
better linearity for the transfer function. Simulations on each component gave the 
performance and finally, a closed loop simulation was done. The system characteristics 
estimated from the simulation were listed in Table 10.1, which show that the design 
goals were basically met. 
Table 10.1 Measured performance of the designed CRC 
Power dissipation 170mW 
Kvco 21tX800M radsN 
~D 32.26 J.lAht 
Impulse capture range 60 MHz peak-to-peak 
Capture time 300ns 
Lock range >200 MHz 
Loop bandwidth 5.77 MHz 
Damping factor 0.433 
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11 GENERAL CONCLUSIONS AND FUTURE WORKS 
11.1 Conclusion 
With the motivation of higher level of integration, lower power dissipation and 
cost, full CMOS solutions for high speed serial data communication are becoming the 
trend. This work reviewed and investigated the design of two building blocks for Gbps 
transceiver using CMOS technology. At the transmitter end, to achieve the target data 
rate as well as lower the power dissipation, a novel scheme and architecture for 
parallel-to-serial conversion was proposed. The pipelined data loading ensures every bit 
has enough time to be valid after being output. The multiple serial data path eases the 
design of VCO and the control logic. At the receiver end, a self-adjusted 50% duty cycle 
VCO was designed for the phase detector to give its best performance. A two NMOS 
input charge pump compatible with the outputs of the phase detector was introduced. 
Also, some layout considerations to optimize the high speed performance were 
discussed. The system performances were measured from the simulation and the design 
goals were met. 
This work discussed circuit designs for high speed serial data communication with 
the focus on two functional blocks, the parallel-to-serial converter and clock recovery 
circuit. The ideas proposed can be used or adopted in future designs in similar 
applications. 
11.2 Future Works 
The transmitter has been sent for fabrication and tests will be done in the near 
future. Although the presented architecture inherently dissipates less dynamic power, 
the ratioed D flip-flop always has static power dissipation regardless of the bit stored. 
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Some modification on its structure can be explored to reduce the power while 
maintaining the same performance. The 5-1 MUX is the bottleneck of the throughput of 
the converter, and the simple PMOS transistor is probably not the best solution. A new 
architecture of combining the MUX with a pseudo-NMOS logic is being investigated 
and will be evaluated. With breakthrough on the bottleneck, this architecture has the 
potential to work at 2 Gbps. The clock recovery from 1 Gbps brings great challenge to 
CMOS design. The self-adjusted 50% VCO has a high order of feedback loop which will 
go unstable at certain higher frequencies. Further feedback loop functions can be 
investigated and improved. To achieve faster acquisition, only a phase detector is not 
enough. Ai; mentioned before, a frequency detector can be added to help capture the 
nominal frequency. Thus an external accurate reference clock and a switching operation 
between phase detector and frequency detector are required. As a side benefit, the 
startup circuit can also be saved. A 60 MHz peak-to-peak of input step-phase response 
is not enough and further effort can be spent to increase it. 
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